| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | Arm64: SVE2's smaxp/sminp require operands 1 and 3 to be the same register |   Jan Beulich | 2019-11-11 | 1 | -2/+2 |
| * | [gas][aarch64] Add the v8.6 Data Gathering Hint mnemonic [10/X] |   Matthew Malcomson | 2019-11-07 | 1 | -0/+5 |
| * | [binutils][aarch64] Matrix Multiply extension enablement [8/X] | Matthew Malcomson | 2019-11-07 | 1 | -0/+74 |
| * | [binutils][aarch64] Bfloat16 enablement [2/X] | Matthew Malcomson | 2019-11-07 | 1 | -0/+80 |
| * | [gas][aarch64] Armv8.6-a option [1/X] | Matthew Malcomson | 2019-11-07 | 1 | -0/+3 |
| * | Modify the ARNM assembler to accept the omission of the immediate argument fo... |   Delia Burduv | 2019-10-30 | 1 | -1/+1 |
| * | [AArch64] Allow MOVPRFX to be used with FMOV |   Richard Sandiford | 2019-07-02 | 1 | -1/+1 |
| * | [AArch64] Add missing C_MAX_ELEM flags for SVE conversions | Richard Sandiford | 2019-07-02 | 1 | -28/+28 |
| * | [gas][aarch64][SVE2] Fix pmull{t,b} requirement on SVE2-AES | Matthew Malcomson | 2019-07-01 | 1 | -5/+10 |
| * | [binutils][aarch64] Add SVE2 instructions. | Matthew Malcomson | 2019-05-09 | 1 | -0/+419 |
| * | [binutils][aarch64] New SVE_SHLIMM_UNPRED_22 operand. | Matthew Malcomson | 2019-05-09 | 1 | -0/+3 |
| * | [binutils][aarch64] New SVE_Zm4_11_INDEX operand. | Matthew Malcomson | 2019-05-09 | 1 | -0/+3 |
| * | [binutils][aarch64] New SVE_SHRIMM_UNPRED_22 operand. | Matthew Malcomson | 2019-05-09 | 1 | -2/+5 |
| * | [binutils][aarch64] New SVE_ADDR_ZX operand. | Matthew Malcomson | 2019-05-09 | 1 | -0/+3 |
| * | [binutils][aarch64] New SVE_Zm3_11_INDEX operand. | Matthew Malcomson | 2019-05-09 | 1 | -0/+3 |
| * | [binutils][aarch64] Introduce SVE_IMM_ROT3 operand. | Matthew Malcomson | 2019-05-09 | 1 | -0/+2 |
| * | [binutils][aarch64] SVE2 feature extension flags. | Matthew Malcomson | 2019-05-09 | 1 | -0/+36 |
| * | [BINUTILS, AArch64] Enable Transactional Memory Extension |   Sudakshina Das | 2019-05-01 | 1 | -0/+18 |
| * | [BINUTILS, AArch64, 2/2] Update Store Allocation Tag instructions | Sudakshina Das | 2019-04-11 | 1 | -9/+12 |
| * | [BINUTILS, AArch64, 1/2] Add new LDGM/STGM instruction | Sudakshina Das | 2019-04-11 | 1 | -0/+2 |
| * | AArch64: Add verifier for By elem Single and Double sized instructions. |   Tamar Christina | 2019-02-07 | 1 | -8/+10 |
| * | AArch64: Update encodings for stg, st2g, stzg and st2zg. | Sudi Das | 2019-01-25 | 1 | -10/+10 |
| * | AArch64: Add new STZGM instruction for Armv8.5-A Memory Tagging Extension. | Sudi Das | 2019-01-25 | 1 | -0/+1 |
| * | AArch64: Remove ldgv and stgv instructions from Armv8.5-A Memory Tagging Exte... | Sudi Das | 2019-01-25 | 1 | -4/+0 |
| * | Update year range in copyright notice of binutils files |   Alan Modra | 2019-01-01 | 1 | -1/+1 |
| * | [aarch64] - Only use MOV for disassembly when shifter op is LSL #0 |   Egeyar Bagcioglu | 2018-12-03 | 1 | -1/+1 |
| * | [BINUTILS, AARCH64, 6/8] Add Tag getting instruction in Memory Tagging Extension | Sudakshina Das | 2018-11-12 | 1 | -0/+4 |
| * | [BINUTILS, AARCH64, 5/8] Add Tag getting instruction in Memory Tagging Extension | Sudakshina Das | 2018-11-12 | 1 | -0/+7 |
| * | [BINUTILS, AARCH64, 4/8] Add Tag setting instructions in Memory Tagging Exten... | Sudakshina Das | 2018-11-12 | 1 | -0/+27 |
| * | [BINUTILS, AARCH64, 3/8] Add Pointer Arithmetic instructions in Memory Taggin... | Sudakshina Das | 2018-11-12 | 1 | -0/+3 |
| * | [BINUTILS, AARCH64, 2/8] Add Tag generation instructions in Memory Tagging Ex... | Sudakshina Das | 2018-11-12 | 1 | -0/+14 |
| * | [BINUTILS, AARCH64, 1/8] Add support for Memory Tagging Extension for ARMv8.5-A | Sudakshina Das | 2018-11-12 | 1 | -0/+5 |
| * | [PATCH, BINUTILS, AARCH64, 7/9] Add BTI instruction | Sudakshina Das | 2018-10-09 | 1 | -0/+8 |
| * | [PATCH, BINUTILS, AARCH64, 4/9] Add Execution and Data Restriction instructions | Sudakshina Das | 2018-10-09 | 1 | -0/+10 |
| * | [PATCH, BINUTILS, AARCH64, 3/9] Add instruction SB for ARMv8.5-A | Sudakshina Das | 2018-10-09 | 1 | -0/+6 |
| * | [PATCH, BINUTILS, AARCH64, 2/9] Add Data procoessing instructions for ARMv8.5-A | Sudakshina Das | 2018-10-09 | 1 | -0/+21 |
| * | [PATCH, BINUTILS, AARCH64, 1/9] Add -march=armv8.5-a and related internal fea... | Sudakshina Das | 2018-10-09 | 1 | -0/+6 |
| * | AArch64: Mark sve instructions that require MOVPRFX constraints | Tamar Christina | 2018-10-03 | 1 | -231/+234 |
| * | This patch adds support for the SSBB and PSSBB speculation barrier instructio... |   Nick Clifton | 2018-07-12 | 1 | -1/+3 |
| * | Add remainder of Em16 restrictions for AArch64 gas. | Tamar Christina | 2018-07-12 | 1 | -26/+26 |
| * | Fix SBO bit in disassembly mask for ldrah on AArch64. | Tamar Christina | 2018-07-06 | 1 | -1/+1 |
| * | Fix AArch64 encodings for by element instructions. | Tamar Christina | 2018-06-29 | 1 | -22/+24 |
| * | Correct negs aliasing on AArch64. | Tamar Christina | 2018-06-22 | 1 | -1/+1 |
| * | Prevent undefined FMOV instructions being accepted by the AArch64 assembler. | Egeyar Bagcioglu | 2018-06-08 | 1 | -2/+16 |
| * | Fix disassembly mask for vector sdot on AArch64. | Tamar Christina | 2018-05-16 | 1 | -2/+2 |
| * | Implement Read/Write constraints on system registers on AArch64 | Tamar Christina | 2018-05-15 | 1 | -3/+3 |
| * | Fix the mask for the sqrdml(a|s)h instructions. | Tamar Christina | 2018-04-25 | 1 | -2/+2 |
| * | Enhance the AARCH64 assembler to support LDFF1xx instructions which use REG+R... | Nick Clifton | 2018-03-28 | 1 | -0/+26 |
| * | Add support for the AArch64's CSDB instruction. |   James Greenhalgh | 2018-01-09 | 1 | -0/+1 |
| * | Update year range in copyright notice of binutils files | Alan Modra | 2018-01-03 | 1 | -1/+1 |
GitWeb
